



# Optically Programmable FPGA Systems

Demetri Psaltis

California Institute of Technology

## Partners

Holoplex

Honeywell

University of California, San Diego

Photobit



# Optically Programmable FPGA Systems

## Goals:

- Demonstrate a parallel optical interface between a holographic memory and a silicon circuit
- Apply the unique capabilities of the OPGA to image processing, recognition and database search.

## Approach:


### Combine in a compact OPGA Module:

- VLSI chip containing logic & detectors
- Holographic memory
- VCSEL array

## Achievements:

- Demonstration of optically reconfigurable logic circuits
- 100 Holographic reconfiguration templates
- VCSEL's and MEMS addressing
- Compact module integrating VCSELs, Holograms and Silicon


### OPGA chip





**HOLOPLEX**



# OPGA Module



**Optical Memory Silicon Circuit Interface**



**LOGIC + DETECTORS CHIP**






## OPGA Elements

**HOLOGRAM**  
CALTECH  
APRILIS

**PACKAGING**  
HOLOPLEX  
UCSD




**ADDRESSING DEVICE**  
Red VCSELs: **HONEYWELL**  
MEMS

**LOGIC + DETECTORS**  
**PHOTOBIT**

**ALGORITHMS CALTECH**



## 25x2 VCSEL Arrays




### Design specifications:

- Array dimensions: 25x2
- Device pitch: 100µm
- Wavelength: 680nm nominal  
uniformity: <0.05%  
die-to-die consistency
- Power: >0.5mW single-mode
- Power uniformity: +/-5%
- Beam divergence: >8° within +/-10%
- Packaging (with multiplexors): TO5(φ1/4")


### Status:




*VCSEL  
Holography*



*Power: >0.5mW single-mode*



# Optical Design: Recorder




HOLOPLEX



# Aprilis Material


## M# measurement



<b>Optical quality:</b>	Excellent ( $\lambda/10$ over 2mm)
<b>Low scattering:</b>	$<10^{-5}$ sr $ad^{-1}$
<b>Thickness:</b>	$\sim 500\mu m$
<b>M#:</b>	10 (5 with images)
<b>Sensitivity:</b>	1mJ/cm $^2$ (1% Efficiency) 300mJ/cm $^2$ (saturation)
<b>Deformation:</b>	Shrinkage $<0.05\%$
<b>MTF:</b>	Good (0.2 – 10 $\mu m$ )
<b>Uniformity:</b>	Good
<b>Consistency:</b>	better than DuPont


## Material Shrinkage

DuPont




Shrinkage  $\sim 3.5\%$   
(mostly longitudinal)

Aprilis



Shrinkage  $\sim 0.05\%$   
(mostly lateral)


## Image Quality





Phase-conjugate readout



# Holographic Storage




Random-pixel Holographic Datapage




Average  $\eta = 2.38 \times 10^{-3}$   
**M/# = 4.83**  
**BER =  $2.4 \times 10^{-8}$**   
**Reconfiguration time: 20  $\mu$ sec**



# 2<sup>nd</sup>-generation APS chips: tapeout



- FULL OPGA CHIPS
  - 5.01mm X 5.30mm
  - 15um, and 24um pixels
  - 103 PADS
  - Down-left corner aligned
- TEST APS CHIPS
  - 2.53mm X 2.52mm
  - 7um,10um,15um,20um pixels
  - 14 PADS
  - Up-left corner aligned
  - 4 alignment marks (1.6mm apart)





PHOTOBIT-HOLOPLEX  
HOOP-v.0100  
[ 15um ]

(Alignment Marks)






# Full OPGA Chip






**64x32 APS Array**



# Optical Interface



## Experimental Setup




**APS Digitized Output**




# Holographic Programming




## Hologram 1



## APS Digitized Output



## Logic Array Output




HOLOPLEX






# Holographic Programming

## Hologram 2




## Logic Array Output



Optical Configuration # 3

## APS Digitized Output





HOLOPLEX



# Module Packaging

## OPGA Driver Board




Hologram #1





Hologram #2

Shift-multiplexed Holograms




OPGA Module



# MEMS addressing



- 4x10 mirror array
- Mirror dimensions:  
100 $\mu\text{m}$  x 100 $\mu\text{m}$
- NA/0.2 output





# Experiment setup and results




**MEMS throughput efficiency: 30%**





# Compact Packaging: Multiplexing



**2-D VCSEL Array:  
In-plane & Out-of-plane  
Shift Multiplexing**



# Constellation model



correct



correct



correct




false





<http://www.vision.caltech.edu/html-files/publications.html>




# OPGA for Real Time Video Processing





# Memories vs. Imaging Elements



# Holographic 4-D Imaging



15  $\mu\text{m}$





# Images of double-layer microspheres



Holographic spectra

Microscope image


1st layer



2nd layer



# 3-layer imaging of fluorescent microspheres in turbulence



# Accomplishments

- **VLSI Chip Design:**
  - Demonstration of optically reconfigurable logic circuits
  - Holographic programming of the OPGA chip
- **Optical Memory:**
  - Material testing/selection completed: Aprilis polymer
  - Mastering and multiplexing in Aprilis films
  - 100 Holographic reconfiguration templates
- **Addressing devices:**
  - Red VCSEL arrays (25x2) packaged and tested
  - Phase-conjugate read-out
  - MEMS array holography
- **Packaging**
  - Demonstration of compact module including VCSELs, Holograms and Silicon
  - Advanced packaging technique demonstrated
- **OPGA Applications:**
  - Image processing; Image database search
  - Prosthetics

