

Silicon Carbide Power Electronics: An enabler for future DoD systems


Dr. John C. Zolper
Deputy Director, Microsystems Technology Office
DARPA
jzolper@darpa.mil

RPI SiC Symposium




Services are moving towards electric platforms


Electric Ship



More Electric Aircraft



All Electric Combat Vehicle (AECV)




.... but current solid state power conversion technology limits system performance in:

- Size
- Weight
- Complexity
- Efficiency
- Noise



Component Technologies Enable System Capabilities




Multiple Platforms for EM Gun

- Army:
 - Armored Fighting Vehicles
 - Air Defense
 - Artillery



- Marines:
 - MEFFV




- Navy: DDX
 - Ship Defense
 - Long Range Fire Support



- Air Force: AC130
 - Standoff
 - Precision




bandgap for optical emission



Short wavelength light emitting diodes, lasers, and detectors


Enabling Properties of WBS

critical electric field
10x Si and GaAs



High voltage operation

SiC thermal conductivity 7x GaAs



High power operation



Wide Bandgap Semiconductors: Opening New Solid State Applications




- opto-electronic market continues to grow (>\$1.4B in FY02)
 - blue, green, UV LEDs and lasers (signage, sensors, optical storage)
 - Solid State White Lighting: DoE pushing for solid state lighting initiative (potential >\$20B/yr market, US industry opportunity to re-enter lighting market)
- Initial power and microwave devices entering market:
 - 600 V SiC Schottky rectifiers in market from two suppliers
 - 2 GHz SiC MESFET driver chip being sampled
- Increased interest in Asia and Europe for GaN RF electronics and SiC power electronics.
- US continues to lead world in WBG electronics material and devices.




SiC Switching Advantage

- Lower on-resistance
- Lower switching loss
- Higher switching frequency



SiC for 600 V inductive load:
7x reduced peak reverse current
5x reduced recovery time
4x reduced switching energy





Diode switching characteristics



Impact of Increased Efficiency and Frequency

$$P_{out} = \frac{efficiency \times P_{dis}}{1 - efficiency}$$

$$InductorVol \propto \frac{1}{\sqrt{freq}}$$



Assumption: fixed power dissipation


Increase available power with smaller volume



Wide Bandgap Semiconductor Technology Initiative

Thrust Area I: RF/Microwave/Millimeter-wave Technology

Radar



Space-based
Sensors and
communication
systems



Decoys, jammers, seekers

Thrust Area II: High Power Electronic Technology

More Electric
Aircraft/UAV




High Voltage
1 - 25kV


High Current
~ 1kA/cm²

High Temperature
(>300 °C)

High Duty Cycle
(>100 kHz)



FCS




Electric
Ship

John Zolper
Edgar Martinez



Wide Bandgap High Power Electronics (HPE)




Simplified circuits and expanded capability

Smaller, lower loss, active and passive components

Smaller cooling systems




Power Electronics Applicatic




HPE Target:
 $\geq 10 \text{ kV}$ $\geq 100 \text{ A}$

Technical Challenges



SiC Power Transistor

Material Quality Yield Limits



Goal:
1 cm^2 device area

Program start (Q0)

Dislocations: not catastrophic but degrade device performance




Microsystems Technology Office



Material Quality for Large Area Devices


Status in May '02:
15 upipes/cm², dislocations > 10,000 cm⁻²




75 mm 4H SiC n-type wafer

Initial Crystal Growth Steps

- High quality, large area SiC seeds
- SiC wafering (saw, lap, and polish)



Metric 1: <1 upipe/cm² for 75 mm



CREE
INC

Pipes = 58


Pipe density = 1.3 cm⁻²

75 mm 4H SiC

Yield Estimate from Micropipe Density


- For our kickoff meeting “good” 3” wafers, the expected yield of 10 and 100 A devices is shown below (Loss due to pipes only)

10 A device



Yield = 66%

100 A device




Yield = 9%

Pipe density = 15 cm⁻²


- For our current “good” 3” wafers the expected yield of 10 and 100 A devices is shown below (Loss due to pipes only)

10 A device



Yield = 95%


100 A device




Yield = 62%

Pipe density = 1.3 cm⁻²


Metric 2: <500 dislocations/cm²



Back-reflection XRT



Cross polarizer Image



Tri-service image


Cree

$N_{dis} > 5000$ cm⁻²

Reduced wafer stress required for dislocation reduction


10 kV SiC Epitaxy

SiC wafer thickness





Metric 3: 100 μm epitaxy with <1.5 electrically active defects/ cm^2

100 Micron Thick Epilayers Grown Using 3X3-inch Susceptor




Wafer =>	DB0153-88	CT0431-03
Micropipe	4.7	13.9
Carrots	1	1.5
Particles	2	2
Total:	7.7	17.4

Metric 4: 10 kV PIN with $V_f < 4.5 \text{ V}$ at 100 A/cm^2




Encouraging initial V_f , but rapid degradation

On-state characteristics: FET



Metric 5: 10 kV unipolar on-state resistance <math>< 0.25 \Omega\text{-cm}^2</math>



10,800V Schottky Barrier Diode

$$R_{\text{sp_on}} = 159 \text{ m}\Omega\text{-cm}^2, \mu = 778 \text{ cm}^2/\text{Vs}$$





Microsystems Technology Office

Distribution A, Approved for Public Release, Distribution Unlimited. (case #43018)




Metric 6: 100 cm²/Vs inversion channel mobility

DFT Calculations



H passivates C dangling bonds, but not C band edge states.



Recent result: 72 cm²/Vs

Improvements not yet demonstrated in implanted p-well

Performers: RF, HPE, RF&HPE

SiC Substrate Technology:

- Cree
- Sterling Semiconductors
- Carnegie Mellon University
- Penn State University

Alternate Substrates

- ATMI
- Crystal IS

Processing/Material Validation

- RCS
- Purdue
- RPI
- Rutgers

Epitaxial Technologies

- Cree/Cree Lighting
- ATMI
- Emcore
- Raytheon
- HRL
- Northrop Grumman (TRW)
- UC –Santa Barbara
- University of Texas
- University of South Carolina
- Sterling
- Georgia Tech

Assesment and Validation

- **Government Evaluation Team**



HPE Milestones and Status



task	Program start	Current status	12-18M	Goal
1. SiC substrate	15 for 3 inch	1.3 upipes/cm ² demo'ed	(a) < 1 micropipes/cm ² for 3 inch ; (b) < 10 micropipe/cm ² for 4 inch	(a) < 0.2 micropipes/cm ² for 3 inch ; (b) < 1.0 micropipes/cm ² for 4 inch
2. SiC substrate	>10,000 for 3 inch	Reduced stress, dislocation counting initiated, counts >> 500	(a) < 500 dislocations/cm ² for 3 inch ; (b) < 1000 dislocations/cm ² for 4 inch	(a) < 50 dislocations/cm ² for 3 inch ; (b) < 100 dislocations/cm ² for 4 inch
3. Thick epitaxy	50 um available, doping spec +/- 50%, defects not quantified	100 u epi demo'ed with 1.8% σ /mean; defects being identifies and reduced understood, ~4/cm ²	100 um epi with < 5% thickness and doping variation at $5 \times 10^{14} \text{cm}^{-3}$ with < 1.5 total electrically active defects/cm ² on 3 inch;	150 um epi with < 5% thickness and doping variation at $1 \times 10^{14} \text{cm}^{-3}$ with < 0.5 total electrically active defects/cm ² on 3 inch ;

Red = primary milestones

 On track

 Major challenges



HPE Milestones and Status-2

task	Program start	Current status	12-18M	Goal
4. PIN on-state	$V_f > 6V$ (pulsed) with large forward drift	$V_f < 4.5 V$ demo'd for 1.7 mm ² die, rapid degradation	10 kV, PIN with $V_f < 4.5 V$ at 100 A/cm² ($\geq 50 A$ total current) with <100 mV drift over 100 hours	10 kV, PIN with $V_f \leq 3.5 V$ at 100 A/cm ² ($\geq 50 A$ total current) with <100 mV drift over 100 hours
5. FET on-state	Not demonstrated for 10 kV	Demo's of $< .2 \Omega\text{-cm}^2$ for 10 kV	0.25 ohm-cm² with 10 kV blocking	0.10 ohms-cm ² with 10 kV blocking
6. mobility	$<25 \text{ cm}^2/\text{Vs}$	72 cm²/Vs for p-epi; no result on implanted p-well	100 cm ² /V-s in implanted p-well	200 cm ² /V-s in implanted p-well

On track
 Major challenges

Red = primary milestones



Status Summary

- Wide bandgap semiconductor (SiC) high power electronics is a critical enabler for future DoD systems
- DARPA's HPE program status:
 - On-track:
 - Substrate micropipe demonstration
 - Thick Low Defect Epitaxy
 - FET on-state resistance
 - Major challenges remain
 - Dislocation reduction
 - PIN V_f drift
 - Inversion channel mobility in implanted p-well
- Commercial SiC power products exist and are poised to impact new applications
- Technology is on the verge of a revolution in power electronics based on SiC technology

Projection

- Full exploitation of emerging SiC power technology will require new systems implementations
- Integrated control and dynamic “smart” power will increase platform capability and survivability



END

